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transistor curve (or the VTC of the inverters) are again
Abstract- In this paper, an experimental characterization of measured and the data saved. If the sequence is not finished
Negative Bias Temperature Instability (NBTI) effects on a single the stress time is exponentially increased and the stress is again
pMOSFET and CMOS inverter is done. The characterization has applied. If the stress-measurement is finished the data are
been performed for static and dynamic stresses with frequencies
ranging from DC to GHz. The results show that NBTI produces analysed and the threshold voltage shift (AVT )is obtained.
a threshold voltage shift (AVT) on pMOSFETs, which is
---------------------
frequency independent. For DC stress, this AVT is double than in DUT:
the AC case. In a CMOS inverter, NBTI produces a voltage inverter
transfer curve shift which is expected theoretically. As AVT, in a DUT 2V
single pMOSFET, the voltage transfer curve shift in a CMOS pMOSFET
inverter is frequency independent and almost double for DC
stress in comparison to the AC case. AC Stress 2V
Internallexternal
1. INTRODUCTION 2V 2V ~~~2V
The Negative Bias Temperature Instability (NBTI) is one of
the main present and future reliability problems [1]. ov
Nowadays, CMOS circuits are working from DC up to the DC Stress
GHz range, but not many dynamic NBTI (AC-NBTI) works external
have been reported [2]-[4] and are always focused on 2V
frequencies below a few MHz. In this paper, the NBTI effects
on pMOSFET and CMOS inverter are experimentally --------------
investigated from DC to GHz. In order to do that, on-chip --------------------
circuits have been fabricated [5]. Fig. 1: Stress setup for static and dynamic NBTI measurement.
Depending on the AC stress frequency, the stress signal is
externally or on-wafer generated.
II. EXPERIMENTAL
The samples under test are pMOSFETs with an aspect ratio III. RESULTS
of 2pm/0.13ptm and CMOS inverters with aspect ratios of
3,um/0.13,um and 6,tm/0.131tm, for the nMOSFET and Fig. 3 shows the ID-VG curve of a fresh and stressed
pMOSFET respectively. Fig. 1 depicts the stress setup. A pMOSFET- From these characteristics, A\VT has been obtained
constant voltage of OV or a square signal from 0-2V were for a constanturrent of tOrA. For the stressed transistors the
applied to the gate/inverter input for the static (DC) and ID-VG curve is shifted andtherefore, VT increases,
dynamic (AC) stresses, respectively. In both cases, 2V were
applied to the rest of terminals, Depending on the stress Fig. 4 represents AVT a a function of the stress time of
frequency, an external pulse generator (DC-MHz) or on-chip pMOSFETs subjected to DC and AC (7.4MHz) NBTI stresses.
stress circuits (MHz-GHz) have been used to provide the AC In both cases, AVT follows a power law dependence with the
stress waveform. All the measurement have been done at stress time and an exponent around 0.20 is obtained. However,
125°C at exponentially increasing periods of time. in the case of AC stress, A\VT is almost half of the one obtained
The stress-measurement sequence is shown in Fig.2. First of for the DC case. For instance,, for 1000s stress (125°C and 2V)
all, the ID-VG pMOSFET characteristic is measured (the the A\VT is around 4OmV and 2OmV for the DC and AC
Voltage Transfer Curve, VTC, in case of CMOS inverter), the stresses respectively. .
data are saved and the stress is applied. After stress, the ID-VG
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Fig. 3: ID-VG characteristic of a fresh pMOSFET and after
Save data 1000s NBTI stress (1250C, 2V).
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Fig. 2: Stress-measurement sequence.
--o-oAC
In order to evaluate the AVT dependence with the stress...
frequency, an AC stress swept has been applied to the gate. 10 100 1000
For frequencies from lHz to 1MHz an external pulse generator Stress (s)
was used. The AC stress voltages from 1MHz - 2GHz were
obtained from a on-wafer pulse generator [5]. Fig. 5 shows the Fig. 4: AVT as a function of t,tress for DC and AC NBTI stress
AVT frequency dependence for 1000s stress (125°C, 2V). The conditions. In both cases AVT follows a power law with
plot confirms that AVT is independent of frequency in the wide exponents around 0.20.
range of 1 Hz - 2 GHz and the AVT value obtained under AC
stress is almost the half of the DC case. However, a low AVT CMOS inverters have also been subjected to DC and AC
measured at 1MHz (the highest frequency measured using an stresses. In order to quantify the NBTI effects, the maximum
external pulse generator) is observed. This lower value ofAVT gain point shift of the inverter voltage transfer curve has been
can be attributed to the loss of the stress signal integrity due to used (AVIN). The theoretical relationship between AVIN and the
a setup parasitic effect, which, on the other hand, could explain inverter pMOSFET AVTP is given by equation (1).
the frequency dependency reported in other works and
demonstrates the need of on-chip NBTI characterizations. AVT(
AVI AVTPL (1)
N(W1L)N
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40 ~ it is observed that AlVIN is almost half of AVT, which is
* predicted theoretically by equation (2). This result confirms
35 that the NBTI impact on CMOS inverter functionality is only
due to the NBTI effect on the single inverter pMOSFET.
30 _ 20 ''--i""1 '""I'""I'"" "' "' "' "'
~25-
E
20 -
15 * * *
EZ 10
10 U
DC 1 10 100 1k 10k 100k 1M 10M 100M 1G * *5 -
Freq. (Hz)
Fig. 5: Frequency dependence of VT shifts due to AC NBTI
stress in a single pMOSFET 0 . . . .. ........ .......
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pt denote the carrier mobility and W/L the transistor aspect
ratio. The CMOS inverter under test has been designed in Fig. 7: Frequency dependence of the inverter maximum
order to achieve the maximum gain point at VDD/2, so gain point shift, AVIN ,due to AC NBTI stress.
ptN(W/L)N- tpp(W/L)p. Forcing this condition, the ratio between
AVTP and AVIN is given by equation (2). IV. CONCLUSION
AV Experimental characterization of NBTI effect on single
AVIN (2) pMOSFETs and CMOS inverters has been done. The results2 indicate that i) the NBTI impact on transistor performance
subjected to AC stress is almost half of the DC case. ii) AC
1,4 F Fresh NBTI is independent of frequency in the entire 1 Hz - 2 GHz
S-----stress range iii) the effect of NBTI in the CMOS inverter
1a2 functionality is only due to NBTI effects on the inverter
to pMOSFET.
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